1 Course / 1 Class found
Search Results
EEE120: Digital Design Fundamentals
– 4 credits
Number systems, conversion methods, binary and complement arithmetic, Boolean switching algebra and circuit minimization techniques. Analysis and design of combinational logic, flip-flops, simple counters, registers, Read Only Memory (ROMs), Programmable Logic Device (PLDs), synchronous and asynchronous sequential circuits, and state reduction techniques. Building physical circuits. Prerequisites: None. Corequisites: CSC100 or (CSC110 or CSC110AB) or permission of Instructor or Division or Department Chair.
General Education Designations: CS
Class#
Location
Delivery
Dates
Days
Times
Instructors
Availability
18933
Chandler-Gilbert: Pecos Campus
Pecos Ironwood Hall Rm 104
Hybrid In-Person
08/25 –
12/19
Fall 2025
M,W
11:30AM – 2:00PM
- B. Matar
Open
16 of 20 Seats Available
-
Costs include EEE Course Fee: $25.00
-
Notes
- Notes: Class 18933 meets at Pecos Ironwood Hall Rm 104 Mondays from Aug 25 to Dec 19, 2025 from 11:30AM - 2:00PM
Class 18933 also meets at CGCC Online Wednesdays from Aug 27 to Dec 19, 2025 from 11:30AM - 2:00PM
This hybrid class meets on campus as indicated on the class schedule and also meets online at least one other day at scheduled times. The online portion of this class has a required meeting pattern that requires the use of a computer or mobile device with internet access, a webcam, speakers, and a microphone.
The class uses software that requires Microsoft Windows Operating Systems. Students will be required to pick up the course hardware kit from the college for free.
Zero-Textbook-Cost Class: The total cost of required online instructional materials for this "Z Class" is $0.
-
Textbook info pending
EEE120: Digital Design Fundamentals – 4 credits
Number systems, conversion methods, binary and complement arithmetic, Boolean switching algebra and circuit minimization techniques. Analysis and design of combinational logic, flip-flops, simple counters, registers, Read Only Memory (ROMs), Programmable Logic Device (PLDs), synchronous and asynchronous sequential circuits, and state reduction techniques. Building physical circuits. Prerequisites: None. Corequisites: CSC100 or (CSC110 or CSC110AB) or permission of Instructor or Division or Department Chair.
General Education Designations: CS
| Class# | Location | Delivery | Dates | Days | Times | Instructors | Availability |
|---|---|---|---|---|---|---|---|
|
18933
|
Chandler-Gilbert: Pecos Campus
Pecos Ironwood Hall Rm 104 |
Hybrid In-Person
|
08/25 –
12/19
Fall 2025 |
M,W
|
11:30AM – 2:00PM
|
|
Open
16 of 20 Seats Available |
|
|||||||